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Negative bias temperature instability (NBTI) has become an important reliability concern for nano-scaled
complementary metal oxide (CMOS) devices. This paper presents the effect of NBTI for a 45 nm advanced-
process high-k dielectric with metal gate PMOS transistor. The device had incorporated advanced-process
ﬂow steps such as stress engineering and laser annealing in order to achieve high on-state drain current
drive performance. To explore NBTI effects on an advanced-process sub-micron device, the 45 nm high-k
PMOS transistor was simulated extensively with a wide range of geometric and process variations. The
device was simulated at varying thicknesses in the dielectric layer, oxide interfacial layer, metal gate
and polysilicon layer. In order to observe the NBTI effect on process variation, the NBTI degradation of
the 45 nm advanced-process PMOS is compared with a 45 nm PMOS device which does not employ pro-
cess-induced stress and incorporates the conventional rapid thermal annealing (RTA) as compared to the
laser annealing process which is integrated in the advanced-process device ﬂow. The simulation results
show increasing degradation trend in terms of the drain current and threshold voltage shift when the
thicknesses of the dielectric layer, oxide layer as well as the metal gate are increased.
 2010 Elsevier Ltd. All rights reserved.1. Introduction
Deep-sub-micron device scaling is a phenomenon which is rap-
idly evolving for ultra-scaled MOSFETs and the design of this tech-
nology requires stringent control of short-channel effects (SCE) and
sub-threshold behavior. With this in mind, the gate dielectrics
should be thinned to less than 1.0–1.5 nm equivalent oxide thick-
ness (EOT) [1]. It has been reported that due to quantum mechan-
ical tunnelling, the typical leakage current of SiO2 at gate voltage,
Vg of 1 V can change from 1012 A/cm2 with EOT of 3.5 nm to
10 A/cm2 with EOT of 1.5 nm [2]. To achieve the EOT target stated
above and to counter the issue of leakage currents, dielectric mate-
rials with higher permittivity, k values as compared to SiO2
(k > 3.9) are introduced. Compounds of hafnium (Hf), zirconium
(Zr), and aluminium (Al) have been proposed as potential high-k
dielectric materials and hafnium oxide (HfO2) has emerged as a
promising gate dielectric to replace the conventional SiO2 due its
high dielectric constant (k = 25), wide bandgap (E0 = 5.7 eV) [3],
acceptable band offset with respect to silicon (DEc = 1.5 eV) [3],
and process conditions which are compatible with silicon process
ﬂow integration. An ultimate reliability issue in sub-micron CMOS
devices is the negative bias temperature instability (NBTI) phe-
nomenon. Transistors tend to exhibit changes in transistor charac-ll rights reserved.
+60 379675316.
an Muhamad Hatta).teristics over time such as shifts in threshold voltage (D|Vth|), as
well as signiﬁcant changes in drain current (ID) and transconduc-
tance (Gm). This phenomenon is due to the creation of interface
states (Nit) and oxide trapped charged (Not) whereby the mecha-
nism is accelerated by negative bias and elevated temperature.
This paper presents the NBTI degradation effect on advanced-pro-
cess 45 nm PMOS device in which transistor parameters such as
the drain current and threshold voltage shifts will be observed con-
sequent to the application of stress temperature. This work will
look into the variation of each stack layer of the device and the
inﬂuences of each stack layer to the NBTI effect.2. Methodology of advanced-process 45 nm PMOS device
An advanced- process sub-micron technology device incorpo-
rates advanced process steps in order to overcome process-related
challenges such as ultra-shallow junction (USJ) formation, reduc-
tion in current leakage, suppressing transient-enhanced diffusion
and achieving device’s performance targets, such as the on- and
off- current targets, while controlling short-channel effects. A dis-
tinct procedure which promotes advanced-process technology is
the millisecond laser annealing for ultra-shallow junction forma-
tion. This procedure replaces the conventional procedures of ion
implantation and subsequent rapid thermal annealing, in forming
the doped region of a sub-micron transistor. The process ﬂow of
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Fig. 1. Process ﬂow of the simulated advanced-process 45 nm high-k PMOS
transistor.
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Fig. 1 [4].
2.1. Devices and simulation conditions
The device used in this simulation is a 45 nm hafnium-based
dielectric combined with TiN metal gate PMOS transistor and its
process steps reﬂects the standard manufacturing trends for a
sub-micron device. The process ﬂow of the simulated device is as
presented in Fig. 1 whereby it adopts the deposition of high-k
dielectrics with metal gate, application of stress engineering as
well as the adoption of laser annealing as compared to the conven-
tional rapid thermal annealing. To further explore the NBTI effects
on different structures of advanced high-k devices, the high-k
PMOS device was simulated extensively with a wide range of geo-
metric and process variations. NBTI was studied by varying geo-
metric properties which are the thicknesses of the high-k
dielectric layer, oxide interfacial layer, TiN metal gate layer and
polysilicon layer respectively. The varied geometric properties of
the device are as presented in Fig. 2. In regards to process varia-
tions, the NBTI degradation of the device was studied by simulating
and comparing devices with and without process-induced stress
effects as well as comparing devices which are processed with
the conventional RTA to the devices which are processed with both50nm – 300nm   
3nm – 10 nm   
Varied Geometric 
Properties   
1nm - 4nm   
0.5nm - 1nm   
Fig. 2. Schematic view of the simulated high-k/meRTA and laser annealing (LA). The technology CAD (TCAD) Sentau-
rus Synopsys simulator tool was used to study the NBTI effects of
these geometric and process variations.
3. Simulation results
The following subsections present the simulation results, which
are the drain current degradation, the threshold voltage shifts and
the interface trap concentration subsequent to bias temperature
stress. The geometric properties of the advanced-process 45 nm
device were extensively varied and the after-effects are presented
in subsection 3.1 whereas subsection 3.2 presents the comparison
of simulated results of the device which incorporates advanced
process-induced stress and LA steps, compared to the device which
follows the conventional process ﬂow.
3.1. Geometric variation of device
The high-k PMOS device is varied in terms of the thicknesses of
the high-k dielectric layer, oxide interfacial layer, metal gate layer
and polysilicon layer. NBTI effect is observed by analysing the drain
current degradation, threshold voltage shifts and interface trap
concentration when the device is stressed at stress temperatures
ranging from 300 K to 400 K, as had been carried out in most
experimental works [5]. For the simulation of each varied device
parameters, the unvaried parameter thicknesses were set to the
standard sub-micron device speciﬁcation highlighted in [6].
3.1.1. Inﬂuence of high-k dielectric thickness on NBTI
When biased at room temperature of 300 K, the drain current
degradation is found to be signiﬁcant as the dielectric thickness
is decreased. However, it is observed that at a higher stress tem-
perature of 400 K, the drain current degradation becomes more
signiﬁcant as the thickness of the HfO2 dielectric layer is increased.
This is in agreement to the single-pulse measurement carried out
by [7] which had also obtained a current degradation of around
300 lA/lm for the similar range of gate biases and HfO2 thick-
nesses which were used in this current work. From Eqs. (1) and
(2) below, it is shown that the oxide thickness is inversely propor-
tional to the drain current and thus it is in agreement with the
graph in Fig. 3 for the HfO2 dielectric thickness variation [8]. As
the dielectric thickness increases, the drain current would be fur-
ther reduced leading to higher drain current degradation.
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Fig. 3. Drain current degradation of a 45 nm high-k PMOS stressed at temperatures 300–400 K. The high-k dielectric layer thickness had been varied from 2 nm to 4 nm. Inset
caption is the threshold voltage shift of when the HfO2 layer thickness is varied from 1 nm to 4 nm.
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voltage shift versus HfO2 dielectric thickness. It is observed that
the threshold voltage increases in proportion with the HfO2 dielec-
tric thickness and this can be described from Eqs. (2) and (3) [8]
where the threshold voltage is proportional with oxide thickness.
The device with thinner HfO2 layer exhibits less threshold voltage
shift. This is due to less charge trapping/de-trapping at pre-existing
defects in the bulk high-k layer [9]. Fig. 4 presents the interface
trap concentration (Nit) as a function of stress time (t) with a var-
iation of HfO2 dielectric thicknesses and temperature. From this
ﬁgure, it is shown that Nit increases as the temperature is increased
for all three different HfO2 dielectric thicknesses. For every applied
stress temperature, it shows that the Nit increases as the HfO2
dielectric thickness is decreased. This behavior is in agreement
with a review paper done by Ribes et al. [10] in which he stated
that the NBTI degradation is due to holes trap (metastable states)
which recovers and interface state which are stable and does not
recover. It is also observed that the devices stressed at higher stress
temperature tend to reach steady-state occupation at an earlier
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Fig. 4. Interface trap concentration for various thicknesses of the3.1.2. Inﬂuence of oxide interfacial layer thickness on NBTI
The introduction of the HfO2 gate stack would consists of two
layers which are the HfO2 ﬁlm and a thin 0.5- to 1.5-nm SiO2 inter-
facial layer (IL) [11]. This interfacial layer is grown either intention-
ally or spontaneously in the Si surface as a consequence of when
the Hf-based dielectric is deposited onto the silicon. In this section
the oxide interface layer thickness had been varied (1 nm, 0.7 nm,
0.5 nm) and the drain current versus gate voltage (ID  VG) charac-
teristic along with the threshold voltage and interface trap concen-
tration shifts were analysed. The oxide interface layer variation
observed in Fig. 5 shows an ID  VG trend which is similar to that
described in the previous section. The threshold voltage shift also
exhibits a similar behavior as in the previous section whereby
the threshold increases with the oxide thickness increment. The
interface trap concentration increases as the oxide interfacial layer
thickness decreases as shown in Fig. 6 and the trend is similar as in
the previous section. Devices with thinner gate oxide would expe-
rience a higher gate oxide electric ﬁeld and this vertical electric
ﬁeld tends to accelerate the NBTI effect by increasing the speed
of the diffusing hydrogen species, thus generating interface traps.06 7.3E+07 1.5E+08 2.3E+08 3.1E+08
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device with thinner oxide layer which indicates higher contribu-
tion of the interface charges. This phenomenon is veriﬁed through
experimental studies carried out by [12–14].
3.1.3. Inﬂuence of metal gate thickness on NBTI
In this work, the metal gate TiN is used as a capping layer before
the polysilicon deposition and the inﬂuence it imposed to the ef-
fect of NBTI is studied by varying its thickness from 3 nm (thin
TiN) to 10 nm (thick TiN). It can be observed in Figs. 7 and 8 that
at high stress temperature of 400 K, the NBTI degradation becomes
more signiﬁcant as the thickness of the TiN metal gate layer in-
creases. Similar to the cases of when the thickness of the high-k
dielectric and the SiO2 interfacial layer were varied, it is observed
that the drain current degradation increases as the thickness of
the layer is increased. However in terms of the interface trap con-
centration DNit, the trap density is observed to increase as the me-
tal gate thickness layer is increase. This is in agreement with the
experimental work carried out by [15] where it had been deduced
that by reducing the metal gate thickness, the mobility degradationand NBTI effect are signiﬁcantly reduced. The observation on the
interface trap density characteristic is in reverse when compared
to the effects imposed when varying the thicknesses of the HfO2
dielectric and SiO2 interfacial layers. It is also observed that the
DNit arrives at the same level of steady-state occupation, when
the device is stressed at 320 K and 400 K.
A charge pumping technique and pulsed Id  Vg measurement
had been carried out by [16] to analyse the reliability of a device
with a variation of the metal gate thickness. In agreement to the
current work, thicker TiN results in higher interface trap concen-
tration. It had been found that for thick TiN metal gates, high inter-
face density at high stress temperatures was evident due to stress
from the metal nitride layer. This stress is as a result of the agglom-
eration effect which evolves from the growing of the crystallites of
TiN ﬁlms which in turn causing elastic deformation and thus caus-
ing stress in the TiN metal layer. The increasing of the TiN gate
thickness results in the increase of the nitrogen species diffusion
towards the Si interface which enhances degradation. The mecha-
nism of this effect is as follows; when the nitrogen species diffuses
towards the Si02/Si interface, the carrier mobility is degraded by
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1288 S.F. Wan Muhamad Hatta et al. /Microelectronics Reliability 50 (2010) 1283–1289means of the coulomb-scattering mechanism. The degradation of
the carrier mobility results in the hole trapping which governs
the effect of NBTI. The inset ﬁgure in Fig. 7 shows the threshold
voltage shifts for a variation of the TiN metal gate layer thickness.
It can be observed that as the metal gate becomes thinner, the
threshold voltage shift becomes more signiﬁcant. Thinner TiN layer
would result in lesser diffusion of nitrogen as described above and
elaborated by [17]. This will lead to lower electronegativity [18] of
the nitrogen atoms which in turn lowers the workfunction. Hence,
as TiN becomes thinner, the threshold voltage of the device moves
to a higher negative value and thus suggesting that the thinner TiN
has a lower workfunction.3.1.4. Inﬂuence of polysilicon thickness on NBTI
The polysilicon thickness in this work had been varied at
100 nm, 80 nm and 50 nm. Figs. 9 and 10 show that the NBTI effect
is increased as the polysilicon thickness is increased. The device
with the polysilicon thickness of 100 nm exhibits a signiﬁcant cur-
rent degradation when it is biased at high negative voltage, irre-
spective of the stress temperature. For thinner devices with0.00E+00
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ness is increased, the interface trap density increases. This may be
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high-k dielectric layer [19]. There are reports claiming that the de-
vice should be built with a single metal electrode layer without the
deposition of polysilicon on top [20] but this may result in stress-
induced damage [21]. In order to improve the thermal stability of
the electrode, the polysilicon/TiN stack is to be incorporated and
the polysilicon layer thickness needs to be optimized in order to
obtain better device reliability.3.2. Process variation of device
From the Fig. 11, it is observed that the advanced-process ﬂow,
which incorporates millisecond laser annealing and process-in-
duced stress, results in less drain current degradation as compared
to the conventional process ﬂow. The former process ﬂow exhibits
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millisecond laser annealing promotes device reliability due low
interfacial state density [22]. It can be deduced that the incorpora-
tion of millisecond laser annealing and process-induced stress fa-
vours the reduction in the NBTI effect of the 45 nm high-k device.4. Conclusions
This paper presents the NBTI degradation analysis on geometric
and process variation on an advanced-process 45 nm PMOS device.
The drain current degradation and threshold voltage shift were ob-
served to increase considerably when the device is stressed at
400 K and the increase in degradation is more signiﬁcant as the
thickness of the dielectric layer, oxide layer and metal layer in-
creases. It is also shown that the NBTI degradation is less for an ad-
vanced-process device, by which laser annealing and process-
induced stress are incorporated, as compared to a device which
employs a conventional process ﬂow.
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